### **Epitaxy-on-Electronics:**

### Monolithic Integration of Heterostructure Devices on Commercially-Processed Gallium Arsenide Integrated Circuits

Prof. Clifton G. Fonstad

Microsystems Technology Laboratory

Department of Electrical Engineering and Computer Science

Massachusetts Institute of Technology Cambridge, MA

(fonstad@mit.edu)

\* \* \* \* \* \*

Workshop on Advanced Spacecraft Technologies Pasadena, California June 2 - 4, 1997

### **OUTLINE**

### The incentives for optoelectronic integration

### **OEIC** technologies

hybrid monolithic

### The epitaxy-on-electronics technique

concept and process flow constraints and solutions monolithic emitters state of the art

### The OPTOCHIP project


project overview participants design examples current status

### **Summary**

accomplishments the future


## GLOBAL INTERCONNECTION

# Free-Space Interconnection Enables a Broader Range of Interconnect Topologies






## OPTICAL DPSK DEMODULATOR




- ELECTRICAL BANDWIDTH REQUIRED ~ DATA RATE
- INTEGRATED-OPTIC COMMERCIALLY AVAILABLE
- INTEGRATED FRONT END REQUIRES DEVELOPMENT

# INTEGRATED OPTICS (fiber-coupled) OEICs



### Network Packet Router



Transmit/Receive Module

### Approaches to OPTOELECTRONIC INTEGRATION

### - \* Hybrid

- discrete optoelectronic devices bonded to processed VLSI chips and/or MCMs
- a short term solution at best, with serious density, power, cost, and speed limitations

### \* Stacked Heterostructure Technologies (Epi-flrst)

- multi-layer heterostructures: layers for different devices grown seequentially creating "stack"
- current approaches require development of the entire technology


### \* Epitaxy on VLSI (Epitaxy-on-Electronics)


- optoelectronics grown on completed electronics
- builds on exisiting VLSI base; compatibility is the key issue

- examples: GaAs-on-Si

GaAs-on-GaAs

### **EPITAXY FIRST**






from L. M. Lunardi, "InP-based Monolithically Integrated Photodetectors," Paper TuF1 at International Conference on Indium Phosphide and Related Materials, May 1997

### The MIT/NCIPT OEIC Process

### "EPI-on-ELECTRONICS"




Monolithic OEICs to Users


- our uniqueness and underlying tenet:


"Build on the existing commercial GaAs VLSI technology base"


### Epitaxy-On-Electronics Technique Process Flow




### Integrated GaAs/InGaP LED










### **Integrated LED and Driver**











### Thermal Stability of Commercial GaAs VLSI




### Sub-475°C MBE

### Low-temperature native oxide removal:




- Conventional MBE: desorb GaAs-oxide at 580°C
- Cracked atomic hydrogen removes GaAs-oxide with T<sub>sub</sub>< 470°C</li>

### InGaAsP/GaAs:




- AlGaAs best grown above 600°C
- InGaAsP/GaAs growth is EoE-compatible
- InGaAs/GaAs/InGaP QW-SCH laser grown entirely at 470°C: J<sub>th</sub>=200 A/cm<sup>2</sup>


### EoE Electronics on OPTOCHIP-1



- 23-stage DCFL ringoscillator determines gate delay
- Before growth: t<sub>p</sub> = 76.1 ps
- After growth:
   t<sub>p</sub> = 89.1 ps



**Before Growth** 



After Growth

### Epitaxy-on-Electronics OEIC Technology Development

### Monolithic OEICs by epitaxy on commercial GaAs VLSI custom ICs (must stay below 475°C)


### Recent Highlights

- In-situ atomic hydrogen cleaning under 470°C (eliminates 580°C oxide desorption step)
- Low threshold lasers grown at 470•C
   (material suitable for VCSELs and IPSELs)
- Monolithic integration of InGaP-based LEDs (far superior to previous LEDs using AlGaAs)
- Close interaction with IC foundry through MOSIS (improved custom layout and special handling)
- Extensive OEIC CAD tools and systems developed (multi-project OEICs; OPTOCHIP offerings)

### Immediate Objectives

- Monolithic integration of VCSELs and IPSELs
- Additional research foundry offerings

### Integrated VCSEL (projected)



### Patterned after:

Lear et. al., Elect. Lett., Vol. 32, 1996, pp. 457-458.

### Features:

Top or bottom emission Efficient current/field confinement (double oxide aperture)

Embedded in dielectric


Heat sunk through substrate


Low parasitics (>20 GHz demonstrated at Sandia)

Simple 4-mask process

### **Etched-facet FCSEL**


### Surface-emitted light





- Grown by gas-source MBE.
- Strained InGaAsP MQW :
  - $-60\text{\AA}$  wide well with  $\lambda_g = 1.4~\mu\text{m}$
  - 105Å wide barrier with  $\lambda_g$  = 1.15  $\mu m$
  - ~ 0.8% compressive strain
- Internal loss: 10 cm<sup>-1</sup>, internal efficiency: 70%

### Processed MIT OEIC-3 Chip



Contains integrated resonant tunneling diodes (RTDs)

### The OPTOCHIP Project: A prototype OEIC foundry

### **Objectives:**


- To make the epitaxy-on-electronics OEIC technology available to the broader user community
- To stimulate applications of OEICs and motivate further development of the epitaxy-on-electronics technology

### **Overview:**


- Participating groups design and receive 2 mm square OEIC chips
- The chips contain LEDs and photodetectors (msm detectors and/or OPFETs) monolithically integrated with GaAs enhancement- and depletion-mode MESFETs
- Design support provided by NCIPT researchers at MIT and USC. A standard optical bond pad library supplements existing FET design files.
- Pre-growth preparation, epitaxy, and post-epitaxy processing done at MIT using facilities of Profs.
   Fonstad and Prof. Kolodziejski, and the Microsystems Technology Lab


 The first foundry offering cycle has been completed and chips were sent to the participating groups in early May '97


### The OPTOCHIP Project




### Drop-in Cells on OPTOCHIP-1











OPFET Photodetector

MSM Photodetector

### **OPTOCHIP-1**




### Smart Pixels on OPTOCHIP-1



### **Terabit Smart Pixel Arrays**


1-Tbps/cm<sup>2</sup> = 1000 1-Gbps smart pixels in 1 cm<sup>2</sup>



### Power budget for 300x300 µm pixels:

Emitter:	5 mW
Detector:	5 mW
"smarts" ~ 40 Gates:	10 mW
Pixel Total:	20 mW
Power Density:	20 W/cm <sup>2</sup>

### True OE-VLSI



### The OPTOCHIP Project: An OEIC foundry prototype

### - Participants (first offering) -

### "Optoelectronic Neural Array"

Jean-Jacques P. Drolet and Demetri Psaltis California Institute of Technology, Pasadena, CA

### "An OPTOCHIP for an Optoelectronic Connectionist Correlation Network"

Carl W. Wilmsen, Mahmood Azimi, Rick Snyder, and Eric Hayes Colorado State University, Fort Collins, CO

### "Integrated Source/Detector Array for Free-space Optical

**Interconnection** Prototype Demonstration Systems" Michael W. Haney, Marc P. Christensen, and Shaktish Acharya George Mason University, Fairfax, VA

### "Dynamic Smart Pixels for Photonic ATM Switch and Cross-bar"

Alain Shang, Pritham Sinha, and Frank Tooley McGill University, Montreal, Canada

### "Controller Interface for a Distributed Ensemble of Remote Sensors"

Lily Cheng, Edward Kolesar, and Stephen Weis Texas Christian University, Fort Worth, TX

### "Optoelectronic Error Diffusion Neural Network"

Barry L. Shoop, Eugene Ressler, Andre Sayles, James Loy, Gergory Tait, Daniel C. Gray, Bryan S. Goda, and James H. Wise

United States Military Academy, West Point, NY

### "Optical Multi-channel Interconnection Network Interface using Monolithic Optoelectronic Integrated Circuits"

Timothy Pinkston
University of Southern California, Los Angeles, CA

### "Smart Pixel Array Systems for Parallel Data Processing"

Alexander A. Sawchuk and Charles Kuznia

### University of Southern California, Los Angeles, CA

### "Multiplicative Lateral Inhibition Neural Networks (NLINN)"

W. Randall Babbit University of Washington, Seattle, WA

### **OPTOCHIP SUMMARY**

### **OPTOCHIP 1**

### **Current status:**

- Initial offering conducted Feb '96 to May '97
- Designs completed May '96
- Chips sent to groups for electrical test 9/11/96
- Completed OEICs sent to groups 5/2/97

### Long term:

- Shorter wavelength LEDs: an option
- Resonant cavity LEDs: an option
- VCSELs: the more important objective

### **Beyond OPTOCHIP 1**

We can offer a unique density and complexity of optoelectronic integration.

There is a user community eager...

- ...to have access to this technology, and
- ...to have VCSELS available in this technology.

The obvious conclusions are that...

- ...there should be more offerings,
- ...the technology should be extended, (VCSELs, HGaAs4, 1.55 µm, etc.)

### **Epitaxy-on-Electronics Summary**

### **ACCOMPLISHMENTS**

- Stability of GaAs ICs established and reduced temperature epitaxy techniques developed
  - upper temperature bound of 475°C
  - atomic hydrogen oxide removal
  - InGaAsP as alternative to AlGaAs
- Monolithic integration of heterostructure devices with MESFET VLSI electronics demonstrated
  - LEDs, SEEDs, RTDs
  - arbitrary device placement
  - unprecedented complexity
  - multi-gigahertz electronics
- 3. OEIC research foundry offered
  - user/designer/fabricator interfaces exercised
  - computer design tools available
  - robust technology developed

### **COMING ATTRACTIONS**

- 1. VCSELs
  - major new campus effort initiated
- 2. Increased use of dry-etch techniques
  - new poly-strip process (CAIBE w. Cl<sub>2</sub>, high T)
  - mirror etch for InGaP/GaAs mirrors, deflectors
- 3. HGaAs4 process
  - smaller size, higher speed

excellent linear performance

### 4. New Vitesse msm process

- improved high speed response
- soon available through MOSIS

### **CONCLUDING REMARKS**

- \* Epitaxy on Electronics (EoE) is an important enabling technology...
  - ...for optoelectronic integration
  - ...for integrating quantum effect and other heterostructure devices
- \* Multi-project chips and projects like OPTOCHIP...
  - ...give many users access to the EoE technology
  - ...generate need for, and stimulate development of, EoE and other integration technologies

\*\*\*\*\*

- "All major technological innovations have been important because of applications they created" Herb Kroemer
- "I don't know all the many places we are going with OEICs, but we are definitely under way." Clif Fonstad

### **ACKNOWLEDGMENTS**

### Students:

Joseph Ahadian Steve Paterson Praveen Vaidyanathan Yakov Royter Hao Wang Janet Pan

Isako Hoshino

Henry Choy Donald Crankshaw

Krishna Shenoy Rajni Aggarwal Eric Braun Paul Martin

### **Research Staff:**

Gale Petrich, Research Associate Aitor Postigo, Post-doctoral Fellow

### **Collaborators:**

Prof. Leslie Kolodziejski @ MIT

Prof. Demetri Psaltis @Caltech

Prof. William Goodhue @ UMass Lowell

Prof. Sheila Prasad @ Northeastern University

James Mikkelson, Ray Milano @ Vitesse

Austin Harton @ Motorola (Schaumburg)

Gerg Hansell @ Motorola (Phoenix)

Peter Kammins @ Advanced Device Technology Robert Martin @ Analog/Digital Integrated Circuits

### Sponsorship:

Defense Advanced Projects Research Agency Lincoln Laboratory Lockheed Martin Motorola National Science Foundation

### National Security Administration Office of Naval Research